

AD-A118 878

MOORE SCHOOL OF ELECTRICAL ENGINEERING PHILADELPHIA PA
RESEARCH ON FAULT ANALYSIS OF ANALOG CIRCUITS. (U)

F/G 9/5

JUL 82 S D BEDROSIAN

N00014-75-C-0768

NL

UNCLASSIFIED

A
AD-B-7



END
DATE
FILED
10-82
DTIC

(12)



UNIVERSITY of PENNSYLVANIA

PHILADELPHIA, PENNSYLVANIA 19104

AD A118878

DTIC FILE COPY
DTIC

Samuel D. Bedrosian

Final Report
RESEARCH ON FAULT ANALYSIS OF ANALOG CIRCUITS
For Contract N00014-75-C-0768

STC DTIC
ELECTED
SEP 3 1982
F

This document contains neither recommendations nor conclusions of the Defense Technical Information Center. It has been reproduced from the best material available.

82 613

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT. ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
		A118 878
4. TITLE (and Subtitle) "RESEARCH ON FAULT ANALYSIS OF ANALOG CIRCUITS"	5. TYPE OF REPORT & PERIOD COVERED Final Report 3/1 /79 - 6/1/82	
7. AUTHOR(s) SAMUEL D. BEDROSIAN, Ph.D.	6. PERFORMING ORG. REPORT NUMBER	
9. PERFORMING ORGANIZATION NAME AND ADDRESS MOORE SCHOOL OF ELECTRICAL ENGINEERING UNIVERSITY OF PENNSYLVANIA PHILADELPHIA, PA 19104	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS NR 375-060	
11. CONTROLLING OFFICE NAME AND ADDRESS OFFICE OF NAVAL RESEARCH 800 N. QUINCY STREET ARLINGTON, VA 22217	12. REPORT DATE July 1982	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) OFFICE OF NAVAL RESEARCH - Resident Rep. 3E1 DAVID RITTENHOUSE LABS UNIVERSITY OF PENNSYLVANIA, PHILA., PA. 19104	13. NUMBER OF PAGES 21	
16. DISTRIBUTION STATEMENT (of this Report) Distribution of this report is unlimited		18. SECURITY CLASS. (of this report) UNCLASSIFIED
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES SUMMARY OF PAPER INCLUDED AS APPENDIX I HAS BEEN SUBMITTED FOR PRESENTATION AND PUBLIC 16 ASILOMAR CONFERENCE PACIFIC GROVE, CA.		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) FAULT ANALYSIS, FUZZY SETS, GRAPH THEORY, FLOW GRAPHS, SWITCHED-CAPACITOR NETWORKS, PATTERN RECOGNITION, ATE.		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) THE MAIN RESULTS OF THIS STUDY HAVE BEEN PRESENTED IN THE Ph.D. DISSERTATION OF JH LEE AUGUST 1980, WHICH INCLUDES ALGORITHMS BASED ON FUZZY DISTANCE AND ENTROPY MEASURES. THE RESULTS WITH REALISTIC CIRCUIT DIAGNOSIS HAVE BEEN QUITE PROMISING. EXTENSIONS TO EVEN MORE FLEXIBLE TECHNIQUES ARE ALSO INDICATED.		

University of Pennsylvania
The Moore School of Electrical Engineering
Systems Engineering Department

FINAL REPORT

RESEARCH ON FAULT ANALYSIS OF ANALOG CIRCUITS

Samuel D. Bedrosian

July 1982

Prepared for the
Office of Naval Research
Electronics and Solid State Sciences
Arlington, Virginia 22217

Information For	
DTIC	1. A&I
	2. B
	3. C
	4. D
	5. E
	6. F
Distribution/	
Availability Codes	
DTIC	7. G
	8. H
	9. I
	10. J
	11. K
	12. L
	13. M
	14. N
	15. O
	16. P
	17. Q
	18. R
	19. S
	20. T
	21. U
	22. V
	23. W
	24. X
	25. Y
	26. Z
	27. AA
	28. BB
	29. CC
	30. DD
	31. EE
	32. FF
	33. GG
	34. HH
	35. II
	36. JJ
	37. KK
	38. LL
	39. MM
	40. NN
	41. OO
	42. PP
	43. RR
	44. SS
	45. TT
	46. WW
	47. XX
	48. YY
	49. ZZ
	50. AA
	51. BB
	52. CC
	53. DD
	54. EE
	55. FF
	56. GG
	57. HH
	58. II
	59. JJ
	60. KK
	61. LL
	62. MM
	63. NN
	64. OO
	65. PP
	66. RR
	67. SS
	68. TT
	69. WW
	70. XX
	71. YY
	72. ZZ
	73. AA
	74. BB
	75. CC
	76. DD
	77. EE
	78. FF
	79. GG
	80. HH
	81. II
	82. JJ
	83. KK
	84. LL
	85. MM
	86. NN
	87. OO
	88. PP
	89. RR
	90. SS
	91. TT
	92. WW
	93. XX
	94. YY
	95. ZZ
	96. AA
	97. BB
	98. CC
	99. DD
	100. EE
	101. FF
	102. GG
	103. HH
	104. II
	105. JJ
	106. KK
	107. LL
	108. MM
	109. NN
	110. OO
	111. PP
	112. RR
	113. SS
	114. TT
	115. WW
	116. XX
	117. YY
	118. ZZ
	119. AA
	120. BB
	121. CC
	122. DD
	123. EE
	124. FF
	125. GG
	126. HH
	127. II
	128. JJ
	129. KK
	130. LL
	131. MM
	132. NN
	133. OO
	134. PP
	135. RR
	136. SS
	137. TT
	138. WW
	139. XX
	140. YY
	141. ZZ
	142. AA
	143. BB
	144. CC
	145. DD
	146. EE
	147. FF
	148. GG
	149. HH
	150. II
	151. JJ
	152. KK
	153. LL
	154. MM
	155. NN
	156. OO
	157. PP
	158. RR
	159. SS
	160. TT
	161. WW
	162. XX
	163. YY
	164. ZZ
	165. AA
	166. BB
	167. CC
	168. DD
	169. EE
	170. FF
	171. GG
	172. HH
	173. II
	174. JJ
	175. KK
	176. LL
	177. MM
	178. NN
	179. OO
	180. PP
	181. RR
	182. SS
	183. TT
	184. WW
	185. XX
	186. YY
	187. ZZ
	188. AA
	189. BB
	190. CC
	191. DD
	192. EE
	193. FF
	194. GG
	195. HH
	196. II
	197. JJ
	198. KK
	199. LL
	200. MM
	201. NN
	202. OO
	203. PP
	204. RR
	205. SS
	206. TT
	207. WW
	208. XX
	209. YY
	210. ZZ
	211. AA
	212. BB
	213. CC
	214. DD
	215. EE
	216. FF
	217. GG
	218. HH
	219. II
	220. JJ
	221. KK
	222. LL
	223. MM
	224. NN
	225. OO
	226. PP
	227. RR
	228. SS
	229. TT
	230. WW
	231. XX
	232. YY
	233. ZZ
	234. AA
	235. BB
	236. CC
	237. DD
	238. EE
	239. FF
	240. GG
	241. HH
	242. II
	243. JJ
	244. KK
	245. LL
	246. MM
	247. NN
	248. OO
	249. PP
	250. RR
	251. SS
	252. TT
	253. WW
	254. XX
	255. YY
	256. ZZ
	257. AA
	258. BB
	259. CC
	260. DD
	261. EE
	262. FF
	263. GG
	264. HH
	265. II
	266. JJ
	267. KK
	268. LL
	269. MM
	270. NN
	271. OO
	272. PP
	273. RR
	274. SS
	275. TT
	276. WW
	277. XX
	278. YY
	279. ZZ
	280. AA
	281. BB
	282. CC
	283. DD
	284. EE
	285. FF
	286. GG
	287. HH
	288. II
	289. JJ
	290. KK
	291. LL
	292. MM
	293. NN
	294. OO
	295. PP
	296. RR
	297. SS
	298. TT
	299. WW
	300. XX
	301. YY
	302. ZZ
	303. AA
	304. BB
	305. CC
	306. DD
	307. EE
	308. FF
	309. GG
	310. HH
	311. II
	312. JJ
	313. KK
	314. LL
	315. MM
	316. NN
	317. OO
	318. PP
	319. RR
	320. SS
	321. TT
	322. WW
	323. XX
	324. YY
	325. ZZ
	326. AA
	327. BB
	328. CC
	329. DD
	330. EE
	331. FF
	332. GG
	333. HH
	334. II
	335. JJ
	336. KK
	337. LL
	338. MM
	339. NN
	340. OO
	341. PP
	342. RR
	343. SS
	344. TT
	345. WW
	346. XX
	347. YY
	348. ZZ
	349. AA
	350. BB
	351. CC
	352. DD
	353. EE
	354. FF
	355. GG
	356. HH
	357. II
	358. JJ
	359. KK
	360. LL
	361. MM
	362. NN
	363. OO
	364. PP
	365. RR
	366. SS
	367. TT
	368. WW
	369. XX
	370. YY
	371. ZZ
	372. AA
	373. BB
	374. CC
	375. DD
	376. EE
	377. FF
	378. GG
	379. HH
	380. II
	381. JJ
	382. KK
	383. LL
	384. MM
	385. NN
	386. OO
	387. PP
	388. RR
	389. SS
	390. TT
	391. WW
	392. XX
	393. YY
	394. ZZ
	395. AA
	396. BB
	397. CC
	398. DD
	399. EE
	400. FF
	401. GG
	402. HH
	403. II
	404. JJ
	405. KK
	406. LL
	407. MM
	408. NN
	409. OO
	410. PP
	411. RR
	412. SS
	413. TT
	414. WW
	415. XX
	416. YY
	417. ZZ
	418. AA
	419. BB
	420. CC
	421. DD
	422. EE
	423. FF
	424. GG
	425. HH
	426. II
	427. JJ
	428. KK
	429. LL
	430. MM
	431. NN
	432. OO
	433. PP
	434. RR
	435. SS
	436. TT
	437. WW
	438. XX
	439. YY
	440. ZZ
	441. AA
	442. BB
	443. CC
	444. DD
	445. EE
	446. FF
	447. GG
	448. HH
	449. II
	450. JJ
	451. KK
	452. LL
	453. MM
	454. NN
	455. OO
	456. PP
	457. RR
	458. SS
	459. TT
	460. WW
	461. XX
	462. YY
	463. ZZ
	464. AA
	465. BB
	466. CC
	467. DD
	468. EE
	469. FF
	470. GG
	471. HH
	472. II
	473. JJ
	474. KK
	475. LL
	476. MM
	477. NN
	478. OO
	479. PP
	480. RR
	481. SS
	482. TT
	483. WW
	484. XX
	485. YY
	486. ZZ
	487. AA
	488. BB
	489. CC
	490. DD
	491. EE
	492. FF
	493. GG
	494. HH
	495. II
	496. JJ
	497. KK
	498. LL
	499. MM
	500. NN
	501. OO
	502. PP
	503. RR
	504. SS
	505. TT
	506. WW
	507. XX
	508. YY
	509. ZZ
	510. AA
	511. BB
	512. CC
	513. DD
	514. EE
	515. FF
	516. GG
	517. HH
	518. II
	519. JJ
	520. KK
	521. LL
	522. MM
	523. NN
	524. OO
	525. PP
	526. RR
	527. SS
	528. TT
	529. WW
	530. XX
	531. YY
	532. ZZ
	533. AA
	534. BB
	535. CC
	536. DD
	537. EE
	538. FF
	539. GG
	540. HH
	541. II
	542. JJ
	543. KK
	544. LL
	545. MM
	546. NN
	547. OO
	548. PP
	549. RR
	550. SS
	551. TT
	552. WW
	553. XX
	554. YY
	555. ZZ
	556. AA
	557. BB
	558. CC
	559. DD
	560. EE
	561. FF
	562. GG
	563. HH
	564. II
	565. JJ
	566. KK
	567. LL
	568. MM
	569. NN
	570. OO
	571. PP
	572. RR
	573. SS
	574. TT
	575. WW
	576. XX
	577. YY
	578. ZZ
	579. AA
	580. BB
	581. CC
	582. DD
	583. EE
	584. FF
	585. GG
	586. HH
	587. II
	588. JJ
	589. KK
	590. LL
	591. MM
	592. NN
	593. OO
	594. PP
	595. RR
	596. SS
	597. TT
	598. WW
	599. XX
	600. YY
	601. ZZ
	602. AA
	603. BB
	604. CC
	605. DD
	606. EE
	607. FF
	608. GG
	609. HH
	610. II
	611. JJ

Final Report

Objective of This Study

The overall objective of this research project on Fault Analysis of Analog Circuits has been stated as follows:

The fact is that Naval Electronic Systems continue to become more complex. There is increasing urgency to develop equally sophisticated procedures for detection, diagnosis and prediction of system faults. There is, in fact, compelling need for excellent reliability and maintainability to make possible significant reduction in life cycle costs. Our aim is to make a viable ATE design that takes maximum advantage of inexpensive test equipment and simple computation facilities.

A simplified expression of the main thrust of the stated objective is given by the block diagram in Fig. 1 taken from one of our earlier papers [1] concerned with user's needs. See Fig. 2 for the form of learning models.






Fig. 1 Overview of System Configuration

The approach used to achieve this result involved adaptive learning models in conjunction with fuzzy set concepts. The latter helped to cut down the amount of data required to resolve ambiguities and make a decision with respect to a fault. Since statistics are often difficult if not impossible to obtain,

the fuzzy measures provide an alternative vehicle to deal with the inherent uncertainties prevalent with analog circuits and systems measurements in the presence of noise as well as component tolerances. An advantage of this technique is its versatility, and potential for dealing with integrated circuit (IC) implementation.

Figure 2 General form of learning control system.



ABSTRACT OF PH.D DISSERTATION
FAULT ANALYSIS OF ANALOG ELECTRONIC SYSTEMS:

Algorithms based on Fuzzy Sets

Jonghee Lee

Samuel D. Bedrosian

There are essentially three fundamental problems involved in achieving effective automatic generation of fault isolation tests for analog electronic systems: feature extraction, fault classification and diagnosis.

For practical electronic circuits having component drifts and measurement noise, how are we able to introduce fuzzy set concepts and provide methods to achieve fault classification and diagnosis?

Along with the feature extraction problem, given an electrical network of known topology, what are the conditions for testability?

To attack the long standing fault isolation problem in analog electronic circuits, we have focused on two of the major problems. One is the presence of uncertainties such as indeterminacy, vagueness, randomness, and so on that naturally arise during the solution procedure of analog fault isolation. The other is the presence of topological restrictions inherent in specific circuit configurations.

Our main attention was focused on dealing with the fault isolation problem involving various kinds of uncertainties such as indeterminacy or vagueness. We show that such problems lend themselves very well to and in fact can be solved by adopting fuzzy set concepts. In particular, this line of research has produced a modified fuzzy set technique applicable to automatic fault isolation. Topological aspects utilizing graph theory may be used effectively to assist in preanalysis of faulty analog electronic circuits.

As a spin off of a consideration of these problems, we developed some new

-theorems for element value solvability. It should be made clear however that effective fault isolation can be accomplished with or without this preanalysis to assist in resolving the more fundamental problem incurred by uncertainty.

As a consequence, this research yields the following specific results:

1. A base line automatic isolation system which can be used to deal with various kinds of uncertainties. A fuzzy automaton model served as a point of departure for the base line system. Various fuzzy relations are used to select and update the parameters and structures of the system.
2. Set of algorithms and new decision criteria which can be implemented easily and used for effective fault isolation. A fuzzy distance measure and a fuzzy entropy measure are used for decision making in the fault isolation algorithms. The results are shown to be generally more effective than existing techniques.
3. Ample illustrative examples and simulation studies are included to back up these new methods. Several examples such as low pass filter, band pass filter, and communication I/O circuits are used to illustrate the simulation studies. The results of simulation studies demonstrate the applicability of a fuzzy set technique.

The above outline and the discussions in several of our papers (see p.5 & 16) indicate the effort applied to this project. Copies of the dissertation were sent to those on the distribution list so our comments are kept brief. It is worth mentioning here that the efficacy of the basic approach is in the final stages of being tested by NOSC, San Diego under a separate contract.

Publications: 1978-1979

1. S. D. Bedrosian and J. H. Lee, "A Fault Isolation Method in Nonlinear Analog Networks Using Fuzzy Set Concepts," Proc. of 12th Asilomar Conference on Circuits, Systems and Computers, November 1978.
2. S. D. Bedrosian, "Analog ATPG: A Response to Users' Needs," Proc. AUTOTESTCON '78, November 1978.
3. S. D. Bedrosian and J. H. Lee, "Application of Fuzzy Set Concepts to Fault Diagnosis," Proc. of the 22nd Midwest Symposium on Circuits and Systems, June 1979.
4. S. D. Bedrosian and J. H. Lee, "Further Results on a Fuzzy Measure Function for Analog Fault Isolation," IEEE International Symposium on Circuits and Systems, Tokyo, Japan, July 1979.
5. S. D. Bedrosian and J. H. Lee, "Fault Isolation Algorithm for Analog Electronic Systems Using the Fuzzy Concept," IEEE Trans. on Circuits and Systems, Vol. CAS-26, July 1979.
6. S. D. Bedrosian and J. H. Lee, "An Application of Fuzzy Measure for Analog Fault Isolation" Proc. of AUTOTESTCON '79, Minneapolis, Minn., Sept. 1979.

Publications: 1979-1980

1. S. D. Bedrosian and J. H. Lee, "Graph Theoretic Aspects of Analog Fault Diagnosis," Proceedings 17th Allerton Conference on Communication Control and Computing, University of Illinois, Oct. 1979.
2. J. H. Lee and S. D. Bedrosian, "A Class of Fuzzy Operators and its Application to Automated Analog Fault Isolation," Proceedings 1980 Conference on Information Sciences and Systems, Princeton University, New Jersey, March 1980.
3. J. H. Lee, "Fault Analysis of Analog Electronic Systems: Algorithms based on Fuzzy Sets," Ph.D. Dissertation, Moore School of Electrical Engineering, University of Pennsylvania, Philadelphia, PA, Aug. 1980.
4. S. D. Bedrosian and J. H. Lee, "Analog Fault Isolation in Non-linear Electronic Circuits with Fuzzy Learning Scheme," 1980 European Conference on Circuit Theory and Design, Warsaw, Poland, Sept. 1980.

Presentations:

5. 1979 Cherry Hill Test Conference. Panelist on Analog Fault Diagnosis, Oct. 24, 1979, Cherry Hill, New Jersey.
6. Panelist on JLC on Automatic Testing, NSIA Industry/Joint Services Automatic Testing Conference & Workshop, June 1980, San Diego, CA.

Future Directions

Looking forward to the implementation of newer electronic systems primarily with integrated circuit (IC) chips, we can also anticipate that there will be increased use of digital circuits. Two decades of effort in this direction is having a significant impact. Nevertheless, many important military electronic systems will continue to include vital analog subsystems. Therefore the very dramatic increase in density and complexity of circuitry being designed for implementation on IC chips indicates a high probability that some of them must be hybrid circuits. Another fact of life with the newer implementations is that the number of input and output pins available has not been increased commensurate with the increased component count and overall complexity of the circuits. The result of this is a crisis in the availability of test points for ATE.

This problem of test points underscores the need for serious consideration of alternatives if ATE is to remain viable and reasonably effective in helping to maintain operational readiness of the sophisticated weapons systems and so forth. The perennial problem of analog fault analysis has been that the technology of circuit fabrication has been changing (and improving) faster than the ability of researchers and engineers to develop adequate ATE hardware and software along with the stubborn problem of suitable test program generation. Two important thrusts, not within the scope of this effort, are the growing appreciation for the need to plan new electronic system designs with testability in mind and the serious consideration of built-in test facilities. These need not be viewed as mutually exclusive considerations. Even those approaches will need all the help we can provide.

In the past several months we have made a start at addressing aspects of these problems. One aspect is based on the observation that the technical programs of the last few circuits and systems conferences reveal the growing significance of switched-capacitor networks (SC-networks). With the apparent pressure and rush to develop new and better SC-network designs, little if any attention has been given to the related fault analysis problem.

With the aid of a Visiting Scholar, Dr. Said I. Refai, from the Military College, Cairo, Egypt, we have developed a new flow graph technique eminently suited to the analysis of SC-networks. A general background paper has been accepted for publication in the J. Franklin Institute [5]. A second paper on the subject was written in response to an invitation to participate in the Test Techniques Session of the 1982 Large Scale Symposium October 11, 1982 [7]. That paper begins to address the diagnosis question. A third paper on SC-networks had been submitted to the 16th Asilomar Conference to be held November 1982. A copy of the Summary is included as Appendix I. Clearly much more work is needed if ATE needs are to be met.

A second aspect of the IC generated ATE problem is to recognise that use of pattern recognition techniques has not been given sufficient attention. In spite of the extremely extensive literature on pattern recognition and image processing, comparatively little has been done to enhance fault analysis for ATE. Since, in general, one has to be content with fault clusters or ambiguity groups in contrast with individual component faults for IC's innovative alternatives could very well adapt existing or new results in this area. Here again a small start has been made with images on computer terminals or in photographs in mind. Our initial effort made use of some of the back-

ground on fuzzy sets and measures developed in conjunction with Lee's 1980 Ph.D. dissertation (3). In this instance, the investigation was undertaken with a Visiting Scholar, Weixin Xie from the Northwest Telecommunication Engineering Institute in Xian, P.R.C. This has yielded a short paper in Electronics Letters [4]. Details of the development of the criterion for the number of gray levels, based on fuzzy measures, has been accepted for presentation at the First IEEE Computer Society International Symposium on Medical Imaging and Image Interpretation, to be held October 1982 in Berlin, West Germany [8].

A third approach was inspired in part by the doctoral thesis of E. Y. Chow "Failure Detection System Design Methodology" completed at MIT October, 1980. This led to a graph theoretic approach to fault detection as a term paper by Ms. Laurie Levy in the PI's graduate course on Combinatorics and Graphs. A portion of the term paper follows:

Inference systems are based in the predicate calculus and are used widely for theorem proving and deduction applications in Artificial Intelligence. A good explanation can be found in Nilsson (3).

Problem Definition

The problem, simply stated, is as follows:

Given:

- 1) A set of parameters, some independent (for example, physical/chemical parameters controlled in the production process of an IC chip) and some dependent (for example, electrical parameters which must meet certain test criteria).
- 2) Measurements of some dependent (specified) parameters, either good (pass) or bad (fail).
- 3) Functional relations among the parameters of the form $y = f(x_1, x_2, \dots, x_n)$, where the x_i parameters are all causes of the parameter y (or alternately, y is the effect of (x_1, x_2, \dots, x_n)).


Find:

Any controlled (independent) parameters that causes a defect (failure of a specified parameter) in the system.

The Proposed Solution

The solution approach, for the purposes of the paper, is a much more general one than most of the current research in Fault Diagnosis in Systems or Electrical Engineering. Hence of potential interest to IC implementation That we will assume is that if $y=f(x_1, \dots, x_n)$ is bad, then some $x \in \{ \}$


$\{x_1, \dots, x_n\}$ causes a bad y ; if $y = f(x_1, \dots, x_n)$ is good, then all $x \in \{x_1, \dots, x_n\}$ are good. Then the system of functional relations can be represented as a connection graph, with the nodes representing the parameters and a branch for each causal relationship. Note that the graph is not necessarily 2-level, as some dependent parameters may be functions of other dependent parameters. For example, the graph shows that $\{x_1, x_2, x_3\}$



represent a set of independent parameters and $y_1 = f(x_1, y_3)$
 $y_2 = f(x_1, x_2)$
 $y_3 = f(x_2, x_3)$
 $y_4 = f(y_2, x_3)$

For simplicity, we will eliminate directed arrows from the graphs and assume that they are always directed downward.

Now suppose we are able to take measurements at y_1 and y_2 , and the results show y_1 is bad and y_2 is good according to a predetermined criteria. We mark these results on the graph by enclosing the measured nodes in a rectangular box, and darkening in any nodes which were determined to be bad.



What now can we say about the state of the independent nodes? The diagnostic rules in the system are as follows:


Rules

- 1) All effects of a bad node are bad. (or equivalently, every node dependent on a bad node is bad.)
- 2) All causes of a good node must be good.
- 3) If a dependent node is bad, it must have at least one bad parent.
- 4) If all causes of a node are good, then the effect is good.


Some corollaries which follow from these rules are:

- 5) A node with a single cause has the same state as its cause.
- 6) If all causes of a bad node are good, except for one unknown cause, then the state of the unknown node is bad.


Going back to the example, we mark any node that can be derived as bad by blackening in the node, and any node that can be derived as good by putting a horizontal line through the node. The diagnosis sequence (which is not necessarily unique) and rule number of each step follows:



Rule 2.




Rule 3. (applied twice)




Rule 1.


Note that this system is completely determined. That is, knowing y_1 is bad and y_2 is good, we can derive the state of each independent (top-level) node. Additional examples follow:



all nodes determined



x_1 , x_2 and x_3 cannot be determined.



conflict at y_2 (see rules 3 and 4)

In the last example above, a conflict results from either the measurements at y_1 or y_2 being wrong, else there is some additional information missing from the diagram.

These examples suggest many issues in "solving" the simple networks:

Given a system in which no nodes have been tested, what is a minimal set of tests that will determine all states?

What does the structure of the network itself have to do with its determinability?

How are different structures related? Can isomorphisms be defined?


Some Preliminary Observations

Because of the logical nature of the problem, an attempt was made at devising a solution based in first order logic (i.e. using a deduction system or theorem prover to produce a solution). Many hours were spent on trying to produce a set of clauses computable for use with a Horn Clause Theorem Prover (1) that was available for use on the Moore School Univac 1100. First, the 4 rules had to be rewritten in the predicate calculus, and then as Horn clauses.

- 1) $B(x) \wedge E(x,y) \rightarrow B(y)$
("if x is bad and the effect of x is y, then y is bad")
- 2) $G(y) \wedge E(x,y) \rightarrow g(x)$
("if y is good and the effect of x is y, then x is good")
- 3) $B(y) \wedge E(x,y) \wedge (E(z,y) \rightarrow G(z)) \rightarrow B(x)$
("if y is bad and the effect of x is y and all other nodes which effect y are good, then x is bad")
- 4) $(E(x,y) \rightarrow G(x)) \rightarrow G(y)$
("if all nodes which effect ya re good, then y is good")

The problem here is that rules 3 and 4 could not be put in Horn clause form in the time available. If an independent set of clauses can be found and written as Horn clauses, then the facts of the system would be simply which nodes are measured as good and bad and all the relations $E(x_i, x_j)$ that apply.

Another approach to solving these graphs would be to use a language such as LISP or PASCAL and write the four rules as recursive function. In LISP, the entire network could be represented as a list, and functions operating on the list could determine the causal relationships and the propagation of good and bad nodes. For example




the graph could be represented as

$$((A \cdot F \cdot (D \cdot G)) \cdot (B \cdot D \cdot (E \cdot F)) \cdot (C \cdot E \cdot G))$$

Of course, other solution ideas are possible. Sable (5) is developing a PASCAL program which enables the user to interactively enter the network, test and make changes to system. His main area of research is incorporating Friedman's work in plausible inference (2). This allows measures of belief such as credibility, doubt and plausibility to be applied so that one is not confined only to measures of true or false (i.e. good and bad) in the system. Mathematicians who have studied reasoning under uncertainty include Shafer (6) and Polya (4). Future research in applying their theories to our simple fault diagnosis problem would prove interesting.

Structure

First, let us examine these networks in terms of their physical structure. Note that there can be no horizontal edges in the graph (else there is no cause/effect relation) and each node of the graph belongs to a certain generation of descendants of the independent (top-level) nodes. For clarity, from now on all nodes of the same generation will be drawn at the same level. Given corollary 5, our original example can be redrawn as



without changing the logic of the system.

We can now define an isomorphism on these graphs:

Two graphs, \mathcal{Q} and \mathcal{B} , are isomorphic if and only if there is a one-to-one and onto mapping $h: \mathcal{Q} \rightarrow \mathcal{B}$ between the independent nodes of \mathcal{Q} and \mathcal{B} and there is a mapping between the bottom-level nodes of \mathcal{Q} and \mathcal{B} (not necessarily one-to-one) which preserves the truth values of the system.




Fig. 2a




Fig. 2b




Fig. 2c

For example, figures 2a and 2b are obviously isomorphic, but so are 2a and 2c.

An algorithm developed for solving a network is easily programmed in LISP, which handles recursive tree searches easily. Other algorithms using boolean logic or spanning trees may be possible but have not been fully explored at this point. This preliminary work has shown that these simple diagnosis graphs have some interesting properties and applications where further research may prove enlightening.

References

1. Chester, D., "Using HCPRVR", University of Texas at Austin, August, 1979.
2. Friedman, L., "Extended Plausible Inference" in proceedings of the International Joint Conference on Artificial Intelligence, 1981, pp. 487-495.
3. Nilsson, N., Principles of Artificial Intelligence, Tioga, Palo Alto, CA , 1980.
4. Polya, G., Patterns of Plausible Inference, Princeton University Press, Princeton, NJ, 1954.
5. Sable, J., RCA Corporation, Princeton, NJ, 1982 (Personal Correspondence).
6. Shafer, G., A Mathematical Theory of Evidence, Princeton University Press, Princeton, NJ, 1976

Publications: 1981-1982

- [1] S. D. Bedrosian "Fuzzy Algorithm Approaches for Analog Fault Diagnosis" Workshop on Analog Fault Diagnosis, Univ. of Notre Dame, May 26, 1981.
- [2] S. D. Bedrosian, "Tree Counting Polynomials for Labelled Graphs Part I: Properties," J. Franklin Institute, Vol. 312, pp. 417-430, Dec. 1981.
- [3] D. C. Pierantozzi and S. D. Bedrosian, "Evaluating Permanents of Special Classes of (0,1) Matrices, " Proc. 1982 IEEE International Symposium on Circuits and Systems, Vol. 2 pp 633-635, Univ. of Rome, Italy, May 1982.
- [4] S. D. Bedrosian and W. Xie, "Fuzzy Measure Justification of Some Grey-Tone Image Experimental Data," Electronics Letters, Vol. 18, 8 July 1982, pp. 615-617.
- [5] S. D. Bedrosian and S. I. Refai, "A Flow-graph Transformation Technique for Discrete Time Networks," J. Franklin Inst., Vol. 314, in press.
- [6] M. Kohn and S. D. Bedrosian, "Complexity of Metabolic Networks," to be presented at the 35th Annual Conference on Engineering in Medicine and Biology, Sept. 24, 1982, Phila., PA.
- [7] S. D. Bedrosian and S. I. Refai, "Switched-Capacitor Networks; Analysis and Fault Diagnosis" invited presentation at the 1982 IEEE International Large Scale Systems Symposium, Oct. 1982 at Virginia Beach, VA.
- [8] S. D. Bedrosian and W-X Xie, "Gray Tone Image Quality Evaluation Criterion Based on Fuzzy Measures," to be presented at the First IEEE Computer Society International Symposium on Medical Imaging and Image Interpretation, Oct. 1982 at Berlin, Germany.

Presentations

- [9] S. D. Bedrosian, "Use of Fuzzy Measures in Electronic Fault Diagnosis" Inter. Conf. on System Methodology, Wash. DC, Jan. 6, 1982
- [10] S. D. Bedrosian, Panalist on "Future Directions in Analog Fault Diagnosis" Workshop Univ. of Notre Dame, May 1981.

Appendix I
(Submitted for 16th Asilomar Conf. Nov. 1982)

Flow Graph Technique for Analysis & Synthesis

of Switched-Capacitor Networks

S. D. Bedrosian and Said Refai (215) 898-8384

Systems Engineering Department

The University of Pennsylvania
Philadelphia, PA 19104

Summary

The analysis of the SC-networks had been established by many methods [1,2,3,4]. In this paper we introduce the recently developed RMC-graph [5] application to the n-phase clock SC-networks that may include independent and dependent voltage (current) sources. The graph represents the Z-transform system of nodal charge equations characterising the SC-network. There are many advantages gained by application of the RMC graph to SC-networks: (1) The graph theoretic transformation within RMC-graph technique facilitates dealing with the switching function as well as dependent sources included in the SC-network (2) Also the RMC-graph can be obtained directly from the given SC-network. In particular this new flow graph technique permits analysis without the need either for a preliminary equivalent circuit [4] or SC-building blocks [2,3]. (3) This RMC-graph technique is applicable to general n-phase clock SC-network. From the "resultant" graph it is simple to obtain any network function by using the graph gain formulas. Furthermore, the great similarity between the graph and network structure enables us to derive an equivalent circuit, of the given SC-network, from the "resultant" RMC-graph obtained as indicated in Fig. 1.

The given SC-network can be treated as a superposition of three components. One component is the all capacitor network (c-network), the second consists

of an array of switches (S-network) and the third component is the ideal active transformation network (AT-network) such as the OA's, VCVS's or impedance converters.

The RMC-graph construction procedure can be schematically represented as shown in Fig. 1, and can be summarized as follows:

1 - To consider at first the original c-network. Then, in the graph we assign a node corresponding to each phase of the independent nodal voltages of the C-network. The original subgraph, which represents the nodal charge equations of the c-network is then constructed. Here it is important to mention that we avoid the delay property (i.e. all capacitors, in this step, are considered with erased memory). Thus, the original subgraph is simply and directly derived.

2 - The S-network action is considered in this step. The switching operations are graphically interpreted by a switching transformation subgraph (shown by dashed lines) that represents the transformation equations due to switching action. The delay property which is dependant on the switching operation is now defined. The delay transformation branches (shown by dash-dot lines) is superimposed graphically. Together these comprise the transformation subgraph. Note that both are derived by inspection.

3 - A standard AT-network transformation subgraph is constructed by joining the related corresponding nodes.

4 - From original and transformation subgraphs, it is easy to determine the resultant subgraph representing the given SC-network. The applied transformation graph rules are direct [5]

In the work, several examples of SC-network blocks and their corresponding RMC-graph in Z-domain are included. Fig. 2.a shows an illustrative example of a two-phase clock SC-network (bilinear floating resistor). The RMC-graph




Fig. 1.






Fig. 3.

BILINEAR FLOATING RESISTOR




(a)



(b)

Original Subgraph
Transformation Subgraph

Resultant Subgraph



(c) EQUIVALENT CIRCUIT

- 20 -

$$\begin{bmatrix} \Delta Q_1^o \\ \Delta Q_2^o \\ \Delta Q_3^o \\ \Delta Q_4^o \end{bmatrix} = \begin{bmatrix} c & c & -c & -c \\ c & c & c & -c \\ -c & -c & c & c \\ -c & c & c & c \end{bmatrix} \begin{bmatrix} V_1^o \\ V_2^o \\ V_3^o \\ V_4^o \end{bmatrix}$$

(d) RESULTANT MATRIX

$$Z^* = \frac{-1}{Z}, \quad C^* = C Z^*$$

Fig. 2.

of the network shown in Fig. 2.a is presented in Fig. 2.b. We can easily distinguish how much of a short-cut this direct RMC-graph technique really is. In Fig. 2c and d are introduced the equivalent circuit and the corresponding matrix which are easily derived from the "resultant" RMC-subgraph.

The RMC-graph method is further illustrated by application to the SC-network shown in Fig. 3. The simple direct graph method should be compared with the equivalent four-part network method used by Kurth [2] for the same network.

- [1] M. S. Ghausi and K. R. Laker, Modern Filter Design; Active RC and Switched-Capacitor; Prentice-Hall, Inc. 1981
- [2] C. F. Kurth, and G. S. Moschytz "Nodal Analysis of Switched-Capacitor Networks", IEEE Trans., 1979, CAS-26, pp. 93-105.
- [3] C. F. Kurth, and G. S. Moschytz "Two-Part Analysis of Switched-Capacitor Networks Using Four-Part Equivalent Circuits in the Z-Domain", IEEE Trans., 1979, CAS-26, pp. 166-180.
- [4] Jan J. Mulawka "By-Inspection Analysis of Swiched-Capacitor Networks", Int. J. Electron., 1980, 49, pp.. 359-373.
- [5] S. D. Bedrosian, and Said Refai "A Flow Graph Transformation Technique Specifically for Discrete Time Networks" to be published J. Franklin Inst., 1982.

